← all portfolio
A processor core implementing the RV32I base integer instruction set.
Write-up coming.
